




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : G06F 11/2 15/74		A1	(11) International Publication Number: WO 91/00570
			(43) International Publication Date: 10 January 1991 (10.01.91)
(21) International Application Number: PCT/US90/03755		(74) Agent: HUSTON, Charles, D.; Schlumberger Laboratory for Computer Science, 8311 North RR 620, P.O. Box 200015, Austin, TX 78720-0015 (US).	
(22) International Filing Date: 29 June 1990 (29.06.90)			
(30) Priority data: 376,153 30 June 1989 (30.06.89) US			
(60) Parent Application or Grant (63) Related by Continuation US 376,153 (CON) Filed on 30 June 1989 (30.06.89)			
(71) Applicant (for all designated States except US): SCHLUMBERGER TECHNOLOGY CORPORATION [US/US]; Austin Systems Center, 8311 North RR 620, P.O. Box 200015, Austin, TX 78720-0015 (US).			
(72) Inventors; and (75) Inventors/Applicants (for US only): BERNEKING, David, J. [US/US]; 9023 Lockleven, Austin, TX 78750 (US). CALMES, Paul, M. [US/US]; 12013 Bobcat Trail, Austin, TX 78750 (US). WALLACE, Philip, H. [US]; 4501 Crestridge Dr., Round Rock, TX 78681 (US).			
		(81) Designated States: AT (European patent), AU, BB, BE (European patent), BF (OAPI patent), BG, BJ (OAPI patent), BR, CA, CF (OAPI patent), CG (OAPI patent), CH (European patent), CM (OAPI patent), DE (European patent)*, DK (European patent), ES (European patent), FI, FR (European patent), GA (OAPI patent), GB (European patent), HU, IT (European patent), JP, KP, KR, LK, LU (European patent), MC, MG, ML (OAPI patent), MR (OAPI patent), MW, NL (European patent), NO, RO, SD, SE (European patent), SN (OAPI patent), SU, TD (OAPI patent), TG (OAPI patent), US.	
		Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.	

(54) Title: RECONFIGURABLE WELL LOGGING SYSTEM

(57) Abstract

A method and apparatus for producing a reconfigurable well-logging data acquisition and interpretation system for performing a plurality of discrete data processing functions and which achieves a level of system reliability approximating that of a redundant system, but without total hardware redundancy.



DESIGNATIONS OF "DE"

Until further notice, any designation of "DE" in any international application whose international filing date is prior to October 3, 1990, shall have effect in the territory of the Federal Republic of Germany with the exception of the territory of the former German Democratic Republic.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MC	Monaco
AU	Australia	FI	Finland	MG	Madagascar
BB	Barbados	FR	France	ML	Mali
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GR	Greece	NL	Netherlands
BJ	Benin	HU	Hungary	NO	Norway
BR	Brazil	IT	Italy	RO	Romania
CA	Canada	JP	Japan	SD	Sudan
CF	Central African Republic	KP	Democratic People's Republic of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SN	Senegal
CH	Switzerland	LI	Liechtenstein	SU	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
DE	Germany, Federal Republic of	LU	Luxembourg	TG	Togo
DK	Denmark			US	United States of America

RECONFIGURABLE WELL LOGGING SYSTEM

BACKGROUNDField of the Invention

5 The present invention relates to a new method and apparatus for providing a reconfigurable well-logging data acquisition and interpretation system that provides a lower-cost, higher reliability data acquisition and interpretation system than previously available, while
10 retaining redundant response to component failure.

Background

Well-logging systems today typically use sophisticated on-site computer systems for acquiring and
15 interpreting well-logging data from a downhole logging tool. Such systems are typically operated in harsh environments, far from suitable repair locations. System failures in a well-logging operation create expensive and unacceptable down-time. Thus, a high degree of system
20 reliability is an essential attribute for such systems.

Historically, a high degree of system reliability has been attained through total hardware redundancy with little or no use of the redundant hardware until a failure occurs. Failure recovery mechanisms for such
25 redundant systems basically consist of two complete complements of the hardware required to perform the particular function of the system. When the primary system fails, it is totally replaced by the back-up system. Back-up or redundant systems, of course,
30 significantly to the cost of the system. Second, well-logging systems must be transported to the well site and are typically mounted in trucks or other transport means where adequate space is usually lacking. Back-up or redundant systems occupy valuable space which could be
35 put to better use.

One possible solution is simply providing a box of spare hardware components and parts for the primary system based upon historical failure rate data for individual components required in the system. That could

ORIGINAL INTERNATIONAL APPLICATION

possibly meet the availability requirement at lower cost figures for acquisition and space requirements, but the time required to diagnose which component had failed and to physically remove it and replace it is too long.

5 The present invention arose from the realization that a spare set of components might not be necessary if the required processing could be redistributed across the remaining operational elements in the system in the event of a failure of one or more individual components. The
10 inventors have determined that it is possible and practical to switch the failed element or elements out of the system and redistribute the processing task to complete the particular function the system was intended to perform. That provides a lower-cost, highly reliable
15 and adaptable system.

SUMMARY OF THE INVENTION

The present system can recover from the most probable hardware failures by using software and hardware switches
20 to assume a new configuration and continue the mission of the system in a minimum amount of time. The present invention also allows for a range of performance and efficiencies as a result of the system's ability to readily change configuration. The present invention also
25 permits a configuration to readily evolve along a price versus performance curve. The present invention also does not use the traditional total redundancy philosophy in order to achieve the reliability desired.

The apparatus of the present invention provides a
30 reconfigurable well-logging data acquisition and interpretation system for performing a variety of discrete data processing functions and which achieves a level of system reliability approximating that of a redundant system without total hardware redundancy. The apparatus
35 of the present invention achieves that result by providing a plurality of hardware component groupings, each of which is configured and assigned responsibility for performing selected discrete processing functions.

Those hardware component groupings are interconnected through a network to provide for distributed processing of the several discrete data processing functions. The components of the several hardware component groupings

are chosen such that if one or more components of a grouping fail, the system may be reconfigured by transferring the data processing function assigned to the grouping, which is now failed, to another operable grouping.

10 The method of the present invention provides a process for producing such a well-logging data acquisition and interpretation system having a high level of system reliability. The method of the present invention achieves that result through identification of the

15 discrete data processing functions required by the entire well-logging data acquisition and interpretation system; analyzing those discrete data processing functions to determine the minimal hardware requirements necessary to perform each of those discrete functions; selecting a

20 plurality of data processor hardware component groupings such that each such grouping has at least one central processor and such additional components as required for those groupings to perform at least one of the discrete data processing functions; selectively assigning

25 responsibility for performing the several discrete data processing functions to those data processor hardware component groupings such that responsibility for performing the overall required system data processing functions are distributed over those hardware component

30 groupings without duplication; identifying the components used in those groupings which are most likely to fail; analyzing, for each component failure, which of the discrete data processing functions are disabled and which, if any, of the remaining hardware component

35 groupings have the requisite components necessary to assume responsibility for performing the disabled data processing function; and, in the event the existing hardware component groupings do not have the components

necessary to assume that responsibility, selectively adding hardware components until the system can be reconfigured to recover from the most common component failures.

5 Therefore, an object of the present invention is to provide a well-logging data acquisition and interpretation system that provides a lower-cost, higher reliability data acquisition and interpretation system than previously available through use of total redundant
10 hardware components.

It is a further object of the present invention to provide a method for determining hardware configurations which can achieve the objective of providing a data acquisition and interpretation system having a reliability approximating that of a total hardware redundant
15 system, but at a lower cost.

It is yet a further object of the present invention to provide a well-logging data acquisition and interpretation system which permits ready and facile
20 reconfiguration in the event of a component failure.

It is yet a further object of the present invention to permit a configuration to evolve in which significantly increased levels of reliability can be obtained with relatively minor increases in component redundancy
25 and, therefore, cost.

These and other objects, features and advantages of the invention will become evident in light of the following detailed description, viewed in conjunction with the referenced drawings of a preferred reconfiguration advisor controller according to the invention.
30 The foregoing and following description of the invention is for exemplary purposes only. The true spirit and scope of the invention is set forth in the appended claims.

35

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a diagram showing an exemplary system according to the present invention.

Fig. 2 is the same diagram as Fig. 1 with a failure shown.

Fig. 3 is a diagram showing a more complete exemplary system according to the present invention.

5 Figs. 4A, 4B, 4C and 4D together form a "failure table" in accordance with the method of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

10 Referring to Fig. 1, system 10 is a schematic example of a well-site instrument system for logging oil wells. Data from a standard downhole oil tool (not shown) are first inputted in conventional manner to an acquisition interface 24, in this case consisting of what is known as
15 a tool power drawer ("TPD") 18 and a standard service drawer ("SSD") 20 which includes a switch 21. Switch 21 may be either a conventional hardware or a software switch.

The data from the downhole tool are then fed along a
20 parallel bus 22 to a plurality of data processor hardware component groupings, in this case to a general processor ("GP") grouping 12 and an acquisition processor ("ACQ") grouping 14. General processor unit 12, acquisition processor unit 14, and a third data processing hardware
25 component grouping called the host processor ("HOST") grouping 16 are interconnected through a communications network 26. That network permits distributed processing by the three data processing hardware component groupings. As will become clearer in the description
30 that follows, each of those processor groupings have assigned responsibility for performing one or more of certain discrete data processing functions. Each of those discrete data processing functions have certain minimal hardware requirements. It should be understood
35 that each of the hardware component groupings 12, 14 and 16 have a central processor unit and such data communication, storage and interface components as are necessary to perform the discrete data processing function assigned

to particular groupings. For example, as illustrated in the drawing, general processor grouping 12 and host processor grouping 16 include such peripherals as disks and disk controllers, tapes and tape controllers. Further, the hardware components for groupings 12, 14 and 16 are chosen such that the groupings can perform a type of inherent redundancy. In other words, the components for those hardware groupings are chosen such that there is at least one "back-up" grouping for each grouping which has sufficient hardware components not only to handle that grouping's assigned data processing tasks, but to take over the data processing functions or tasks of another grouping should that grouping fail for one reason or another. Acquisition processor grouping 14 and host processor grouping 16, in this example, share a memory 28 which permits high bandwidth data transfer between those two processors. In addition, acquisition processor grouping 14 includes a switch 38 used to switch between the communication networks 26. Switch 38 may be either a conventional hardware or software switch.

General processor grouping 12 and host processor grouping 16 are connected through a switch 30, which may be either a conventional hardware or software switch, to a color graphics display ("CGD") 32 and a back-up display ("VDT") 34. Processor groupings 12, 16 and 14 are also connected via communications network 26 to redundant hard-copy output devices, such as conventional chart and similar types of recorders as illustrated at 36. Switches 35 and 37 provide a means for switching those output devices in the event one of the processor groupings fails.

In this particular example, the overall system must be able to accomplish several discrete data processing functions, namely acquisition data processing (ACQ), general data processing (i.e., data base management and the like), and graphics.

Each of those data processing functions requires particular items or components of computer hardware. As

pointed out briefly above, responsibility for performing those data processing functions is separately assigned to (or "balanced over") the plurality of data processor groupings, in this case processor groupings 12, 14 and 16. Those groupings are, in turn, interconnected by communication network 26 to provide distributed processing. In initially configuring the system, the configurations for each of the three processor groupings 12, 14 and 16 are chosen such that those configurations will permit each of those groupings to accomplish their assigned data processing task, and also to serve as a "back-up" such that most of the fault conditions can be covered.

In this case, general processor grouping 12 has sufficient peripherals and components to accomplish all three functions, namely acquisition, graphics, and general processing. In a nonfailure case, however, general processor grouping 12 handles only the graphics function.

The host processor grouping 16 is configured to handle the general processing and graphics functions, although in a nonfailure case the host processor grouping 16 only handles the general processing function. The acquisition processor 14 is configured to handle only the acquisition data processing function. Switches 21, 30, 35 and 37 provide a means to reconfigure the system in the event a component failure causes one of the processor groupings to fail.

For example, referring to Fig. 2, it is assumed that both the host processor grouping 16 and the color graphics display 32 experience a failure. In that event, switch 30 is used to substitute the back-up video output terminal 34 for the failed color graphics display 32. General processor grouping 12 is then able to assume the responsibility for the general processing function previously performed by now failed host processor grouping 16.

The method of the present invention will be explained in reference to Figs. 3 and 4A through 4D. Fig. 3 illustrates a well-site instrumentation system for logging wells known as the Basic CSUF system. The configuration of that system results from the method of the present invention. In this example, the system consists of the same three processor groupings shown in simplified detail in Figs. 1 and 2. The first processor grouping around processor 40 is the general processor grouping used specifically to generate the graphics for a color graphics display terminal 42. Two disk storage units 44 and 46 are connected through a disk controller 48 to a central processor 40. Additionally, a tape storage unit 50 is connected through tape controller 52 to central processor unit 40. Central processor unit 40 is also connected through a graphics display interface 54 and switch 56 to a color graphics display 42.

Acquisition processor 58, in this example, is used for the data acquisition function and is connected through switch 60 in the standard service drawer and communication interface 62 to a data receiver unit (the tool power drawer) 64. As in the case of Figs. 1 and 2 above, the standard service drawer receives the data from the downhole well-logging instrument (not shown). As is readily seen in the diagram, that data from the downhole instrument is fed through to acquisition processor 58.

The third processor grouping includes a central processor 66 and certain peripherals and components including disk storage units 68 and 70 connected through disk controller 72 to central processor 66. A tape unit 74 is also connected to central processor 66 through tape controller 76. Central processor 66 is also connected through a graphics interface 78 and switch 56 to color graphics display 42. Processor 66 and processor 58 share a memory 100.

The three processors, 40, 58 and 66, and their related components forming the three processor groupings are connected to communication networks 80 and 82 through

standard communication interface devices 84, 86, 88, 92 and 94. Thus, the three processor groupings operate in distributed processing fashion. A switch 90, corresponding to switch 38 in Fig. 1, permits the acquisition processor 58 to connect to either of the two communications networks. A switch 96 connects those three processors to a second, or back-up video terminal 88.

In this particular logging system, there are five discrete "images" or data processing functions which the overall system must perform. In the present example, those images are TAO which is a knowledge base including various rules, conditions and executable programs for the particular uses of this system; HOST which is a collection of executable processes for exercising primary control of the system; GEN which is graphics environment software for creating the necessary graphics output; HI which is windowing, mouse control and similar terminal control software; and ACQ which is the data gathering or acquisition software. Those functions, of course, will vary with the particular hardware and software being utilized for the basic system. In this example, in order to execute each of those discrete data processing functions or "images," certain minimal hardware configurations are necessary. Again, although different data processing functions will require different configurations, here the first processor grouping around processor 40 and the third processor grouping around processor 66 are configured such that both can accommodate the requirements of processing TAO, GEN, HOST and HI, although in actual practice (nonfailure), HOST and TAO will run on the grouping around processor 66 and GEN and HI will run on the grouping around processor 40. The grouping around processor 40 is also configured to run ACQ, although ACQ is normally run on processor 58. As illustrated in Figs. 4A through 4D, this configuration will permit a level of reliability approximating that of a totally redundant system without the increased cost and space problems caused by a totally redundant system.

Figs. 4A through 4D together illustrate a "failure table" generated as part of the method of the present invention, and illustrate the inherent redundancy and reliability level of the present invention. The column on the left of the "failure table" shown in Figs. 4A through 4D lists the more probable component failures based on historical data. The column headings list the various system components and the effect a component failure would have on each one of those systems.

10 First, it is necessary to point out that the two functions performed by the system components are booting ("B") and logging ("L"). The notations "B" and "L" in the body of the failure table indicate the functions performed by the various listed components.

15 The first group of columns entitled "CG" are those components relating to color graphics, namely the "monitor" which is the color graphics display 42, "raster-tech" 43, and "CONTSWICH" 56. The next column headed "VT 220" refers to "VDT" 98.

20 The several columns headed "COM" refer to the networks DELNI-X 80 and DELNI-Y 82, and network interfaces DEQ-GS 84, DEQ-GP 86, DEQ-A 88, DEQ-HP 92, and DEQ-HS 94. Switch 90, ENSW-A, is also included within the column or groupings under "COM."

25 The column or groups under "GP" include those components within the processor grouping around central processor 40, including graphics interface DRVIIWA-G 54, central processor GP/MVII/MEM 40, tape unit TK50-G 50, tape controller TQK50-G 52, disk storage unit DISK-G0 44,
30 disk storage unit DISK-G1 46, and disk controller RQDX3-G 48. The next column headed "ACQ" includes acquisition processor 58.

The next grouping of columns under "HOST" include those components within the grouping around central
35 processor 66, namely graphics interface device DRVIIWA-H 78, central processor HOST/MVII/MEM 66, tape unit TK50-H 74, tape controller unit TQK50-H 76, disk storage unit

DISK-H0 68, disk storage unit DISK-H1 70, disk controller RQDX3-H 72, and shared memory PICSM 100.

The next columns under the heading "SSD" or standard service drawer include switch 60 ("RPSW") and redundant interface devices INTF1 and INTF2 in standard service drawer 62.

The next column or heading "TPD," of course, refer to the tool power drawer 64.

Referring to the lists of "failures" on the left side of the "failure table" shown in Figs. 4A through 4D, row 1 illustrates the booting and logging functions performed by the various components with everything working. Row 2 illustrates what occurs if the host disks DISK-H0 68 and DISK-H1 70 fail. As noted in the "failure table," the failed disk storage is replaced by activating switch 56 ("CONTSWITCH") which now permits use of the disk storage and controller components associated with general processor 40, namely DISK-G0 44, DISK-G1 46, and RQDX3-G 48, respectively.

Referring to row 3, if host processor 66 fails, that disables the component grouping around processor 66. However, as illustrated in the "failure table," those functions can now be replaced by the component grouping around processor 40.

Referring to row 4, if disk storage units DISK-G0 44 and DISK-G1 46 with disk controller RQDX3-G 48 fail, those functions can be replaced by the corresponding disk storage and disk controller component of the grouping around processor 66, namely disk storage units 68 and 70, and disk controller 72.

Referring to row 5, if processor 40 fails, that disables the component grouping around that processor; however, activating switch 56 now permits the component grouping around processor 66 to assume the functions of the failed equipment.

Referring to row 6, if acquisition processor 58 fails, activating switch 56 and switch 60 permits the

acquisition data processing function to be assumed by the component grouping around processor 40.

Referring to row 7, if the interface DEQ-GS 84 fails, that function will be replaced by interface DEQ-GP 86 and DEQ-HS 94. Referring row 8, if the interface DEQ-A 88 and/or switch ("ENSW-A") 90 on acquisition processor 58 fail, that will disable acquisition processor 58. However, activating switch 60 now permits the functions previously performed by acquisition processor 58 to be assumed by the component grouping around processor 40 (see row 6).

Referring to row 9, if interface DEQ-HP 92 fails, switch 90 is activated and replaces its function with DEQ-HS 94 and DELNI-Y 82. In row 10, if DELNI-X 80 fails, that disables DEQ-GS 84 and DEQ-HP 92. However, those functions are replaced by DEQ-GP 86, DEQ-HS 94, and DELNI-Y 82. In row 11, if the graphics interface 54 fails, switch 56 may be activated and serve to replace that function with interface 78. In row 12, in the event tape and/or tape controller 74 or 76 fail, those functions may be replaced by tape unit 50 and tape controller 52. If shared memory 100 fails, row 13, that function may be replaced through interface DEQ-A 88, ENSW-A 90, and DEQ-HP 92. In row 14, if switch 60 fails, recovery is through a replacement spare switch. Referring to row 15, if first interface INTF1 fails, that function is replaced by backup interface INTF2.

Rows 16 and 17 refer to power supplies, not shown, and simply point out that if one power supply fails, it is replaced by the other.

Row 18 illustrates that if the color graphics system fails, it is replaced by VDT98 upon activating switch 96.

As can be seen, the system of the present invention permits recovery from the most typical component failures through reconfiguring the system from the first configuration to a second configuration by transferring the data functions performed by one of the processor component groupings to another. Thus, a reliability level

approximating that of a total hardware redundant system is possible without incurring the costs and other problems exhibited by such totally redundant systems.

The method of the present invention is applicable to a variety of distributed processing environments. As pointed out above, the overall data processing functions which must be performed by a particular system will vary with the particular application. Furthermore, each of such discrete data processing functions will require varying hardware configurations.

Therefore, the method of the present invention begins with identifying the discrete data processing functions the entire well-logging data acquisition and interpretation system must perform. In the present example, of course, those functions are TAO, HOST, GEN, HI and ACQ. That step must include identifying any particular rules, assumptions and constraints imposed by the data processing requirements of the system. Those rules, assumptions and constraints will, of course, vary depending upon the particular hardware used, the types of software used, and the intended functions of the system.

The second step of the method is to analyze those discrete data processing functions to determine the minimal hardware requirements necessary to perform each of those discrete functions. The third step of the method of the present invention is to select a plurality of data processor hardware component groupings, such as those groupings around processors 40, 58 and 66. Each of such hardware groupings should have, as one component, at least one central processor and, as additional components, the minimal hardware peripherals, such interface units, tape drives and controllers, disk drives and controllers, shared memory elements, booting equipment and so forth required for such groupings to perform at least one of the discrete data processing functions required. All of the data processor hardware groupings, of course, collectively, but not individually, should have all of the minimal hardware components necessary to

perform all of the discrete data processing functions of the system.

The fourth step is to selectively assign responsibility for performing the discrete data processing functions to the data processor hardware component groupings such that the responsibilities for performing the overall system data processing functions are distributed among the data processor hardware component groupings without duplication. At this stage, of course, the configuration would consist of the minimal hardware, arranged in component groupings which would be necessary to perform the required data processing. There may or may not be, however, any built-in redundancy in the event of component failure. In order to ascertain what redundancy does exist, what redundancy must be added, and how the system should be reconfigured in the event of a component failure, the fifth step of the method of the present invention requires an identification, from historical hardware component reliability data, of the components used in the hardware component groupings which are most likely to fail. That step would thus proceed with generation of a "failure table" such as that shown in Figs. 4A through 4D.

The sixth step of the method of the present invention requires an analysis, for each component failure, to determine which of the discrete data processing functions are disabled by component failure, and which of the remaining hardware component groupings, if any, have the requisite components necessary for assuming responsibility for performing the disabled data processing function. In the event the existing hardware component groupings do not have the components necessary to assume responsibility for performing the disabled data processing functions, the seventh step of the method of the present invention requires selectively adding hardware components to the hardware component groupings until at least one other hardware component grouping contains the hardware components necessary to perform the

data processing function disabled by a particular component failure. That process continues until the resultant data processing hardware groupings contain the components necessary to permit recovery from system component failures by selectively transferring responsibility for performing the assigned data processing functions from the data processor hardware component groupings containing one or more failed components to a data processor hardware component grouping having the components necessary to perform the transferred processing function.

The result of the process of the present invention is to achieve an overall hardware configuration which utilizes minimal component redundancy to achieve a reliability level approximating that of a totally hardware-redundant system by effectively utilizing the inherent redundancy of a distributed processing system and the ability to reconfigure the system and transfer data processing functions as necessary to recover from component failure.

Although the invention has been described in conjunction with the foregoing specific embodiment, many alternatives, variations and modifications will be apparent to those of ordinary skill in the art. Those alternatives, variations and modifications are intended to fall within the spirit and scope of the appended claims.

CLAIMS

What is claimed is:

- 5 1. A reconfigurable well-logging data acquisition system for performing a plurality of discrete data processing functions which achieves a level of system reliability approximating that of a redundant system, but without total hardware redundancy, having means for
10 inputting well-logging data into the system; a plurality of central processor units and associated peripheral units which are grouped into component groupings for performing each of said discrete data processing functions with each component grouping containing at
15 least one central processing unit; a separate software module for performing each of said discrete data processing functions when said module is booted onto a central processing unit; and a communications network operatively connecting each of said central processing
20 units to one another characterized by:
 - means for booting said software modules onto any of said central processing units;
 - means for switchably connecting said peripheral units to alternate central processing units;
 - 25 wherein a central processing unit or peripheral unit may be a member of more than one group;
 - wherein each peripheral unit includes two or more video display terminals; and
 - wherein said component groupings are initially
30 configured for performing a plurality of data processing functions and further wherein each component grouping may be reconfigured in the event one or more components become inoperable by booting another software module onto the central processing
35 unit of a particular grouping or switching one of said peripheral units to another of said central processing units.

2. The system as set forth in claim 1, characterized in that said plurality of peripheral units comprises:

a color graphics display terminal switchably connected to a plurality of said central processing units through separate graphics interfaces;

a back-up video display terminal;

means for switchably and operably connecting all of said central processing units to said central processing units to back-up video display terminal; and

wherein said back-up video display connecting means also switchably and operably connects all of said plurality of central processing units to said color graphics display terminal which can thereby be driven in the same manner as said back-up video display terminal in the event one or more of the graphics interfaces fail.

3. The system as set forth in claim 1, characterized by a memory shared between two of said central processing units which permits high bandwidth data transfer between said processors when said communications network fails.

4. The system as set forth in claim 1, characterized in that at least one of said peripheral units includes a hard-copy output device.


5. The system as set forth in claim 1, characterized in that at least one of said central processing units includes a data storage mechanism.


6. A method for reconfiguring a well-logging data acquisition and interpretation system in the event of system failure, the system including at least an acquisition processor grouping operable for receiving and processing data from a downhole logging instrument and a general processor grouping operable to control the graphics display on a video terminal, characterized in

that, in the event of failure of the acquisition processor grouping to receive and process data from a logging instrument, responsibility for receiving and processing data from the logging instrument is transferred from the acquisition processor grouping to the general processor grouping.

7. The method of claim 6 wherein, in normal operation, the acquisition processor grouping includes a processor running a data acquisition software module and the general processor grouping includes a processor running graphics environment and terminal control software, characterized in that, in the event of failure of the acquisition processor grouping, the processor in the general processor grouping runs the data acquisition software module.

8. The method of claim 6, including a third processor grouping which includes a processor in normal operation running primary system control software, characterized in that, in the event of failure of the third processor grouping, the processor in the general processor grouping runs the primary system central software.

**FIG. 1**

**FIG. 2**




FIG. 3

FIG. 4

FIG. 4A	FIG. 4B
FIG. 4C	FIG. 4D

FIG. 4A

	CG				COM									
	MONITOR	RASTER-TECH	CG-CONTIF	CONTSWITCH	VT220	BHI	DEQ-GP	DEQ-GS	DEQ-A	ENSW-A	DEQ-HP	DEQ-HS	DELNI-X	DELNI-Y
1. EVERYTHING WORKING (BASIC 1C)	L L L L							L	B	B	B		B	
2. HOST DISK FAILED (DB/NO SM)	L L L A							L	B	B	B		B	
3. HOST PROCESSOR FAILED	L L L L							L	B	B	B		B	
4. GP DISK FAILED (DUAL-BAY)	L L L L							L	B	B	B		B	
5. GP PROCESSOR FAILED	L L L A							L	B	B	B		B	
6. ACQ PROCESSOR FAILED	L L L A							L	B	B	B		B	
7. GP-DEQNA SECONDARY FAILED	L L L L						R	F	B	B	B	R	B	
8. ACQ-COM FAILED	L L L L						R	F	L	L	L	R	L	

INTERNATIONAL SEARCH REPORT

International Application No PCT/US 90/03755

I. CLASSIFICATION OF SUBJECT MATTER (If several classification symbols apply, indicate all) *

According to International Patent Classification (IPC) or to both National Classification and IPC

IPC⁵: G 06 F 11/20, G 06 F 15/74

II. FIELDS SEARCHED

Minimum Documentation Searched *

Classification System |

Classification Symbols

IPC⁵ : G 06 F 11/20, G 06 F 15/74, G 06 F 15/16

Documentation Searched other than Minimum Documentation
to the Extent that such Documents are Included in the Fields Searched *

III. DOCUMENTS CONSIDERED TO BE RELEVANT *

Category *	Citation of Document, ** with indication, where appropriate, of the relevant passages **	Relevant to Claim No. **
------------	--	--------------------------

- | | | |
|---|---|-----|
| X | US, A, 4815076 (SCHLUMBERGER)
21 March 1989
see figure; column 1, lines 20-36;
column 3, lines 32-68; column 4,
lines 1-44, 53-65; column 5, lines
36-37, 63-68; column 6, lines 1-4;
column 7, lines 45-49; column 8,
lines 1-3; column 10, lines 1-22;
column 11, lines 6-29
-- | 1-8 |
| A | Advances in Instrumentation, vol. 38,
part 2, October 1983, ISA, (Research
Triangel Park, NC, US),
H. Kamimura et al.: "Development of
the fault tolerant distributed control
system",
pages 1275-1284,
see abstract; page 1275, lines 17-21;
page 1276: "S stem Concept", "System
Configuration", "Backup Control
Function"; figures 1,2 ./. | 1,6 |

* Special categories of cited documents: **

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"A" document member of the same patent family

IV. CERTIFICATION

Date of the Actual Completion of the International Search
18th October 1990

Date of Mailing of this International Search Report.

06 NOV 1990

International Searching Authority

EUROPEAN PATENT OFFICE

Signature of Authorized Officer

MISS T. TAZELAAR

III. DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)

Category	Citation of Document, with indication, where appropriate, of the relevant passages	Relevant to Claim No.
A	<p>US, A, 4872106 (NEW FORNEY CORP.) 3 October 1989 see column 1, lines 62-68; column 2, lines 1-4, 25-29</p> <p>-----</p>	3

ANNEX TO THE INTERNATIONAL SEARCH REPORT
ON INTERNATIONAL PATENT APPLICATION NO.

US 9003755

SA 38213

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report.
The members are as contained in the European Patent Office EDP file on 30/10/90.
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A- 4815076	21-03-89	None	
US-A- 4872106	03-10-89	None	

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☒ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)